Current interest in spintronics is largely motivated by a belief that spin based devices (e.g. spin field effect transistors) will be faster and consume less power than their electronic counterparts. Here we show that this is generally untrue.
A spate of device proposals have appeared over the last decade articulating spin based analogs of conventional field effect or bipolar junction transistors. The field effect variety is motivated by a seminal concept due to Datta and Das [1] who proposed an electronic analog of the electro-optic modulator. The Datta-Das device consists of a quasi one-dimensional semiconductor channel with ferromagnetic source and drain contacts (Fig. 1) . Electrons are injected with a definite spin orientation from the source, which is then controllably precessed in the channel with a gate-controlled Rashba spin-orbit interaction [2] , and finally sensed at the drain. At the drain end, the electron's transmission probability depends on the relative alignment of its spin with the drain's (fixed) magnetization. By controlling the angle of spin precession in the channel with a gate voltage, one can control the relative spin alignment at the drain end, and hence control the source-to-drain current. This realizes the basic "transistor" action. Because of this attribute, the Datta-Das device came to be known as the Spin Field Effect Transistor (SPINFET) even though its original inventors aptly termed it an analog of the electro-optic modulator (not a "transistor").
There are many incarnations of the SPINFET (see, for example, [3] [4] [5] ). All of them however rely on the basic concept of modulating the transistor's source to drain current by varying the Rashba interaction in the channel with a gate voltage. Therefore, the present analysis is perfectly general and applies to all of them. We show that in terms of common performance metrics (power dissipation, transconductance, unity gain frequency, etc.), the performance projections for a SPINFET are below those for a conventional silicon or GaAs field effect transistor.
The following analysis applies to a SPINFET with a strictly one-dimensional (1-d) channel. The 1-d SPINFET is the ideal device with the best possible performance for two very important reasons. The first reason was identified in [1] itself; one dimensional carrier confinement eliminates the angular spread in the electron's wavevector, which results in the strongest conductance modulation. In fact, only in a strictly 1-d channel, the "off" conductance of the device can fall to zero resulting in no leakage current in the off state. This is extremely important to avoid standby power dissipation if two SPINFETs, one biased in the positive transconductance region and another in the negative transconductance region, are connected in series to act like a complementary metal oxide semiconductor field effect transistor (CMOS). The present dominance of CMOS in virtually all electronic circuits is due the property that there is no standby power dissipation because the leakage current in a conventional MOS transistor is virtually zero when it is turned off. Therefore, at the very outset, it is obvious that only a 1-d SPINFET can have any chance of competing with present day silicon CMOS devices. The second reason to prefer a strictly 1-d channel is that the major spin relaxation mechanism in the channnel (D'yakonov-Perel') can be completely eliminated if transport is single channeled [6] . Therefore, a 1-d channel is always optimum.
The maximum conductance of a strictly 1-d channel is 2e 2 /h. Since the drain current in a ballistic 1-d channel will saturate when the source-to-drain bias V SD becomes equal to E F /e (E F is the Fermi energy in the channel), we have
The threshold voltage V th to turn the SPINFET from the "on" state to the "off" state is the gate voltage required to precess the spin in the channel through an angle of π radians.
Using the result of ref. [1] , this voltage is
where m * is the effective mass of the carrier in the channel, L is the channel length, and ζ is a proportionality constant that describes the gate voltage dependence of the Rashba coupling constant η. We can theoretically estimate ζ. According to ref. [7, 8] η =h
where e is the electronic charge, E g is the bandgap, ∆ is the spin orbit splitting in the valence band, κ is the static dielectric constant and N s is the surface electron concentration at the interface of the channel (N s is related to the interfacial electric field in the channel inducing a structural inversion asymmetry and the Rashba effect). From standard MOS theory, eN s
where d is the thickness of the gate insulator, V G is the gate voltage and V T is the threshold voltage to induce an inversion layer charge in the channel. Using this result in Equation (3), we find that
We will assume an InAs channel and use material parameters from ref. [9] . To compare with experiment [10] , we will assume that d = 20 nm. This yields the theoretical value of ζ = 5×10 −29 C-m. Equation (4) predicts a linear dependence of η on the gate voltage V G .
Experimentally, one finds the same linear dependence [10] , and the experimentally observed value of ζ ≈ 8×10 −31 C-m [10] . The theoretical value is about 60 times larger than the experimental value, indicating that further experiments are required.
We will now compare the threshold voltage of a 1-d SPINFET with that of a traditional 1-d MOSFET. At low temperatures, the threshold voltage of a traditional MOSFET (the voltage required to deplete the channel of all carriers) is E F /e. Therefore,
In order to maintain single subband occupation, we will assume that E F is less than the energy separation between subbands, which is about 3 meV in InAs 1-d channels [8] . Then, the SPINFET will have a lower threshold voltage than a traditional FET only if its channel length L > 4.88 µm. In calculating this, we assumed the theoretical value of ζ. If we had assumed the experimental value instead, L has to be larger than 293 µm!. Therefore, it is obvious that for any sub-micron channel length (let alone nanoscale devices), the SPINFET will have a much higher threshold voltage than a traditional MOSFET. This immediately shows that the SPINFET is not a lower power device, contrary to popular belief (the dynamic power dissipated during switching a transistor is proportional to the square of the threshold voltage).
It is of course obvious that we can decrease the threshold voltage of a SPINFET by decreasing the gate insulator thickness d. In Si/SiO 2 technology, gate insulator thicknesses approaching 1 nm is possible without causing significant gate leakage, but that may not be possible in systems such as AlAs/InAs (where the lower gap semiconductor is chosen for strong Rashba coupling) because the barrier height between the semiconductor and insulator is not nearly as high. We may be limited to a gate insulator thickness of 5 nm or larger in the AlAs/InAs system, which still makes the threshold voltage of a sub-micron SPINFET larger than that of a sub-micron MOSFET. Reducing the gate insulator thickness also has deleterious effects on the unity gain frequency since it increases the gate capacitance (see Equation (7) later).
Next, we consider the transconductance of a SPINFET. This is an important parameter since it determines device amplification, as well as bandwith or, equivalently, device speed.
The transconductance of the SPINFET is
where we have assumed that V th is small enough that E F does not vary significantly as the gate voltage swings over an amplitude of V th . The above equation yields g m = 6.5×10
Siemens (where L is the channel length expressed in microns). It is actually more meaningful to calculate the transconductance per unit channel width since in conventional MOSFETs, the transconductance is proportional to the channel width. For a 1-d channel, we will assume that the confinement potential along the width is parabolic, so that the effective width of the channel is given by W ef f = h/(2m * ω) [11] . Sincehω = 3 meV, W ef f = 22 nm.
Therefore, the transconductance per unit channel width is 295L mS/mm, where, once again, L is expressed in microns. For sub-micron channel lengths, g m < 295 mS/mm, which is
considerably less than what is achieved with GaAs high electron mobility transistors.
The unity gain frequency f T ≤ g m /C g , where C g is the gate capacitance given by C g = κ i ǫ 0 LW ef f /d (κ i is the relative dielectric constant of the gate insulator). Accordingly,
We will assume that the gate insulator is AlAs (relative dielectric constant κ i ≈ 8.9 [12] ) and that d = 20 nm, as before. Using these values in Equation (7), we find that f T ≤ 30
GHz. This is less than what has already been demonstrated for GaAs MESFETs [13] .
We will conclude this Letter by examining two recently proposed modified versions of the SPINFET that claimed to provide better performance than the original proposal of ref. [1] . The first version [3] purports to replace a strictly 1-d channel, where only the lowest subband is occupied, with a quasi 1-d channel where two subbands are occupied, in order to provide better spin control. We find this to be completely counter-productive for many reasons. First, multi-channeled transport (where two subbands are occupied) will not eliminate D'yakonov-Perel' spin relaxation; that can happen only in strictly single channeled transport [6] . Therefore, a two-subband device is more vulnerable to spin flip scattering.
Second, the presence of two occupied subbands can result in spin-mixing effects [15] that are harmful for the SPINFET. Third, multiple gates are required in the proposal of ref. [3] for conductance modulation, and these gates have to be synchronized precisely in order to turn the device off. This is an additional engineering challenge that was not required in the original proposal of ref. [1] .
Another type of SPINFET that claims to be able to release the requirement of ballistic transport in the proposal of ref. [1] has recently been proposed [4] . The idea here is to balance the Rashba interaction [2] with the Dresselhaus interaction [14] (using a gate to tune the Rashba interaction). When they are exactly balanced, the eigenspinors in the channel are It is difficult to calculate the off conductance of this device since that depends on the frequency and nature of spin flip scatterings that occur when the Rashba and Dresselhaus interactions are unbalanced. However, it is obvious that the off-conductance is not zero. In fact, if the device is long enough, then a spin arriving at the drain contact is equally likely to be parallel or anti-parallel to the drain's magnetization. Therefore, the minimum value of the off-conductance is one-half of the on-conductance. Such a device is not suitable as a transistor in digital applications (since the on-and off-states are not well separated) and even for analog applications, the device is less preferable to the original Datta Das proposal since the transconductance of this device will be roughly one-half of the transconductance of the Datta-Das device. Most importantly, this device has a large leakage current during the off-state (approximately one-half of the on-current). Therefore, such devices will lead to unacceptable standby power dissipation.
In conclusion, we have shown that present versions of spin based field effect transistors are not likely to be competitive with their electronic counterparts. We have also shown that proposed improvements over the original Datta-Das device of ref. [1] are actually counterproductive. However, spintronics may be able to outpace electronics in non-conventional applications such as single spin logic [16] [17] [18] , spin neurons [19] and using spin in a quantum dot to encode qubits [20] [21] [22] [23] .
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